Generation Of Interpretive Compiled Instruction Set Simulators

ثبت نشده
چکیده

pydgin A (Py)thon (D)SL for (G)enerating (In)struction set simulators. executable provides a trace-JIT to dynamically compile frequently interpreted hot title = (Pydgin: Generating Fast Instruction Set Simulators from Simple Architecture. the behavior of the instruction set simulator with less than 1000 lines of C code (12) R. Leupers, et. al, "Generation of interpretive and compiled instruction set.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Instruction set compiled simulation: a technique for fast and flexible instruction set simulation - Design Automation Conference, 2003. Proceedings

Instruction set simulators are critical tools for the exploration and validation of new programmable architectures. Due to increasing complexity of the architectures and timeto-market pressure, performance is the most important feature of an instruction-set simulator. Interpretive simulators are flexible but slow, whereas compiled simulators deliver speed at the cost of flexibility. This paper ...

متن کامل

Generation of Interpretive and Compiled Instruction Set Simulators

Due to the large variety of di erent embedded processor types, retargetable software development tools, such as compilers and simulators, have received attention recently. Retargetability allows to handle di erent target processors with a single tool. In this paper, we present a system for automatic generation of instruction set simulators for a class of embedded processors. Retargetability is ...

متن کامل

ReXSim: A Retargetable Framework for Instruction-Set Architecture Simulation

Instruction-set simulators are an integral part of today’s processor and software design process. Due to increasing complexity of the architectures and time-to-market pressure, performance and retargetability are the most important features of an instruction-set simulator. Dynamic behavior of applications and processors requires the ISA simulators to be flexible. Flexible interpretive simulator...

متن کامل

Generation of Interpretive and CompiledInstruction Set

{ Due to the large variety of diierent embedded processor types, retargetable software development tools, such as compilers and simulators, have received attention recently. Retargetability allows to handle diierent target processors with a single tool. In this paper, we present a system for automatic generation of instruction set simulators for a class of embedded processors. Retargetability i...

متن کامل

Compiled Simulation of Programmable DSP Architectures

This paper presents a technique for simulating processors based on the principle of compiled simulation. Unlike existing, commercially available instruction set simulators for DSPs, which are of interpretive character, the proposed technique performs instruction decoding and simulation scheduling at compile time. The technique o ers up to three orders of magnitude faster simulation. The high sp...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2015